Preview of ucb-bar/chipyard
ucb-bar

ucb-bar/chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

★ 2.5K Stars
⑂ 943 Forks
○ 2.5K Watchers
✖ 205 Issues
Scala
accelerators boom chip-generator chipyard chisel firesim hwacha out-of-order peripherals risc-v riscv rocket rocket-chip rtl soc superscalar

Last push:

Created:

↗ View on GitHub
Loading additional information…